做一个计数器，根据计数值，分别赋值！
reg [12:0] signal_a;always @(posedge clk or negedge rst) beginif(!rst) signal_a <= 13'h14ab;else signal_a <= {signal_a[11:0],signal_a[12]};endwire signal_req = signal_a[12];
